An Approach to Formally Modeling and Verifying Distributed Real-time Embedded Software
نویسندگان
چکیده
As computer systems become increasingly internetworked, Distributed Real-time Embedded (DRE) systems has became increasingly common and important, a challenging problem faced by researchers and developers of DRE software is devising and implementing an method that can effectively analyze requirements in varying operational conditions. In this paper, a Hierarchical Distributed Realtime Embedded net (HDRE-net) is proposed as software analysis tool. The basic task, function module and communication process are modeled by using HDRE-net, thus forming the whole application through the synthesis operation of Petri net. Time Reachability Graph is adopted to analyze the correctness of HDRE-net, the basic properties of DRE software are also considered. Finally, a specific example is given to simulate the analysis process, and the results show that the method can be a good solution to analyze DRE software.
منابع مشابه
A Hierarchical Approach to the Formal Verification of Embedded Systems Using MDGs
With the increasing emergence of mixed hardware/software systems, it is important to ensure the correctness of such a system formally, particularly for real-time and safety critical applications. We present a hierarchical approach to modeling and formally verifying an embedded system at higher levels of abstraction, using Multiway Decision Graphs (MDGs). We demonstrate our approach on the embed...
متن کاملTowards a Transformation Approach of Timed UML MARTE Specifications for Observer-Based Formal Verification
Modeling timing constraints of distributed systems and multi-clock electronic systems aims to describe different time requirements aspects at a higher abstraction level. An important aspect is the logical time of the behavior of these systems. To model the time requirements, a specification language with multiple clock domains called Clock Constraint Specification Language (CCSL) has been intro...
متن کاملVerifying MARTE/CCSL Mode Behaviors Using UPPAAL
In the development of safety-critical embedded systems, the ability to formally analyze system behavior models, based on timing and causality, helps the designer to get insight into the systems overall timing behavior. To support the design and analysis of real-time embedded systems, the UML modeling profile MARTE provides CCSL – a time model and a clock constraint specification language. CCSL ...
متن کاملDomain-Specific Modeling of Power Aware Distributed Real-Time Embedded Systems
This paper provides two contributions to the research on applying domain-specific modeling languages to distributed real-time embedded (DRE) systems. First, we present the ALDERIS platform-independent visual language for component-based system development. Second, we demonstrate the use of the ALDERIS language on a helicopter autopilot DRE design. The ALDERIS language is based on the concept of...
متن کاملHardware-Software Timing Coverification of Distributed Embedded Systems
Most of current codesign tools or methodologies only support validation in the form of cosimulation and testing of design alternatives. The results of hardware-software codesign of a distributed system are often not verified, because they are not easily verifiable. In this paper, we propose a new formal coverification approach based on linear hybrid automata, and an algorithm for automatically ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- JSW
دوره 5 شماره
صفحات -
تاریخ انتشار 2010